For Employers
Principal/MTS , NAND Wafer Level CMOS Reliability & Design


MICRON SEMICONDUCTOR ASIA OPERATIONS PTE. LTD.
2 days ago
Posted date
2 days ago
N/A
Minimum level
N/A
Full-timeEmployment type
Full-time
OtherJob category
Other
As a Non-Volatile Engineering (NVE) Product Engineer at Micron Technology Inc, you will be responsible for driving an effort to accelerate NAND development learning cycles to achieve best in class cycle time from first silicon to qualified system.

Additionally, you will work with various Engineering and Development groups to ensure necessary actions are taken to meet NAND CMOS reliability product requirements. You will be engaged in developing, validating, characterizing, and qualifying Micron's next generation CMOS for 3D NAND memory products to power our customers' innovation.

Your expertise will be vital in establishing advanced CMOS devices and bringing them to high volume manufacturing. The future of non-volatile memory and the systems that utilize the advanced technology will continue to be exciting and dynamic. Micron is seeking experienced individuals that find technical challenges engaging and invigorating.

Key Responsibilities :
  • Developing current and future CMOS technology device by working closely with teams across the organization including Process, Circuit, Design, Layout and Modeling/TCAD.
  • Interface with Design Engineers during early development phase to define transistor targets, transistor models, and follow through on optimization of critical layout constrained Design Rules.
  • Conduct and analyze silicon experiments for future device generations.
  • Validate transistor models and propose corrective actions as needed.
  • Analyze electrical test structures results, design rule verification, and CMOS process monitoring.
  • Foster a collaborative working style and team spirit.
  • Perform electrical failure analysis(EFA) to solve technical problems using lab tools and techniques.
  • Drive Physical Failure Analysis (PFA) and Root Cause Analysis and long-term countermeasures with global organizations.
  • Assess impact on System Performance to prevent CMOS related failure exposure for the customer.
  • Employ data analytical skills for high volume data analysis.

Requirements :
  • Masters/PhD in Electrical Engineering, Semiconductor Device Technology, or related field. Equivalent experience in the semiconductor industry will also be considered.
  • 10+ yrs experience in the CMOS device, design, simulation , reliability mechanisms and development of Analog/CMOS transistors operating at higher Voltages.
  • Experience using schematic and layout tools, TCAD simulation, micro probing.
  • Understanding of the NAND operations, architecture.
  • Knowledge of Programming Languages such as Python/C/C++ is an added advantage.
  • Effective communication skills in written and spoken English.
  • Good multitasking skills and ability to set priorities in a fast moving, dynamic environment.
  • Excellent problem solving, analytical & presentation skills.
  • Self-motivation and enthusiastic.
Related tags
-
JOB SUMMARY
Principal/MTS , NAND Wafer Level CMOS Reliability & Design
MICRON SEMICONDUCTOR ASIA OPERATIONS PTE. LTD.
Singapore
2 days ago
N/A
Full-time

Principal/MTS , NAND Wafer Level CMOS Reliability & Design