You’re being taken to an external site to apply.
Enter your email below to receive job recommendations for similar positions.
Digital IC Design Engineer (SoC Timing)
JOB DESCRIPTION
· Work with system engineers on timing requirements and feedback on optimization.
· Work on SoC timing constraint, synthesis and timing closure.
· Work on power structure, eg. Isolation of power domains, level-shifter crossing voltage domains
· Conduct formal verification for release comparison.
· Support back-end implementation on timing violation analysis and fix.
· Support scan insertion and optimization.
· Support on power structure and power optimization.
JOB REQUIREMENTS
· Bachelor’s or Master’s Degree in Electronic Engineering with ASIC design experience.
· Familiar with ASIC design flow
· Experience in logic synthesis, static timing analysis, timing closure
· Good understanding of DFT and Power structure.
· Familiar with UNIX/ Linux environment and scripting
· Good communication and interpersonal skills
· Strong analytical and problem-solving skills
Recommended Skills
- Asic Programming Language
- Static Timing Analysis
- Unix
Help us improve Jobscentral by providing feedback about this job:
Jobscentral TIP
For your privacy and protection, when applying to a job online, never give your social security number to a prospective employer, provide credit card or bank account information, or perform any sort of monetary transaction. Learn more.
By applying to a job using Jobscentral you are agreeing to comply with and be subject to the Jobscentral Terms and Conditions for use of our website. To use our website, you must agree with the Terms and Conditions and both meet and comply with their provisions.